

Enter Web Address: http:// All Take Me Back Adv. Search Compare Archive

Searched for http://www.ballard.com/

75 Results

Note some duplicates are not shown. See all.

* denotes when site was updated.

		Sea	arch Result	s for Jan 01	I, 1996 - No	v 08, 2004	
1996	1997	1998	1999	2000	2001	2002	20
0 pages	1 pages	2 pages	5 pages	14 pages	11 pages	20 pages	12 p
	Dec 24, 1997 *	* Dec 03, 1998 * Dec 12, 1998	* Jan 17, 1999 * Apr 20, 1999 * Apr 21, 1999 Apr 27, 1999 Oct 03, 1999 *	Apr 08, 2000 * May 10, 2000 * May 11, 2000 May 20, 2000 *	Feb 08, 2001 * Mar 01, 2001 * Mar 02, 2001 Mar 09, 2001 Mar 31, 2001 * Apr 05, 2001 * Apr 07, 2001 * Jun 09, 2001	Feb 13, 2002 * May 25, 2002 * Jun 02, 2002 * Jun 06, 2002 * Jun 11, 2002 Aug 06, 2002 *	Mar 27. Apr 10. Apr 21. Jun 02. Jun 23. Jun 24. Jul 22. 2 Aug 06. Sep 25. Nov 20. Dec 05.

Home | Heip

Copyright © 2001, Internet Archive | Terms of Use | Privacy Policy

BEST AVAILABLE COPY



Search history:

No.	Database	Search term	Info added since	Results	
1	INZZ	soudier-c\$	unrestricted	0	-

hide | delete all search steps... | delete individual search steps...

Enter your search term(s): Search tips

whole document
Information added since: or: none (YYYYMMDD)
Select special search terms from the following list(s):
Classification codes A: Physics, 0-1
Classification codes A: Physics, 2-3
Classification codes A: Physics, 4-5
Classification codes A: Physics, 6
Classification codes A: Physics, 7
Classification codes A: Physics, 8
Classification codes A: Physics, 9
Classification codes B: Electrical & Electronics, 0-5
Classification codes B: Electrical & Electronics, 6-9
Classification codes C: Computer & Control
Classification codes D: Information Technology
Classification codes E: Manufacturing & Production
Treatment codes
INSPEC sub-file
Publication types
Language of publication



Search history:

No.	Database	Search term	Info added since	Results	
1	INZZ	simulation AND electrical ADJ power AND electromechanical AND electrical ADJ circuit	unrestricted	0	-
2		simulation AND electromechancial AND electrical ADJ circuit AND power ADJ systems	unrestricted	0	-

hide | delete all search steps... | delete individual search steps...

Enter your search term(s): <u>Search tips</u>

whole document
Information added since: or: none (YYYYMMDD)
Select special search terms from the following list(s):
Classification codes A: Physics, 0-1
Classification codes A: Physics, 2-3
Classification codes A: Physics, 4-5
Classification codes A: Physics, 6
Classification codes A: Physics, 7
Classification codes A: Physics, 8
Classification codes A: Physics, 9
Classification codes B: Electrical & Electronics, 0-5
Classification codes B: Electrical & Electronics, 6-9
Classification codes C: Computer & Control
Classification codes D: Information Technology
Classification codes E: Manufacturing & Production
Treatment codes



US Patent & Trademark Office

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library • The Guide

"electrical circuits" + "power systems" + "electrical mechancia



-			_	_		_		_	_	-			_	_	_	_	_	-	_		_	_	_			_	_	_	_			-	_	_	_		_	_	_	_	_		_		_			_	_	_		_				_	_	_	_	_	_		-	_		_	_				_	-											
•	~		~	_	~		_	•	•		-			•		-							•	•	~	_			-					_		•	•			-	•	_	_			_		-	-				_		•				_	• •	-			8.8	•	•			~	•		-					æ		•				
ж	,	í		ж.	w	-						~							•	v				•					•				-				u		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	о.				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	υ.					•			-					•	-	•		~	~	•	•	~~	•	w		•		•		•				•	•			•••	•
•	8				•	~~		•	и	00	n		ъ.		30	n.				n			м.	•	10	0.	m		•		œ			м						œ	м	•		٧,	œ		•		м.				•••				n		00	•		××	20	00	ш	20	20			•	Э.	•	œ.	.,							•		
ю	•	ш	02	ĸ.	αι	ж			ж		×	o.	v		ж	×	v	,	о	,		,	О		v.		и.		7	ж		×		,	o	•	ж		ш	,,,,	α			ш	70	ш	ж	73	u	О	70	0	ж		50	00	×	×		,	v	8	v	ж.	•	u	××	w		••	æ	-	•	-	••	٠.	••	•••	•		••	••••	4
	-				~	•			•		•		•			м.		•		м.				•	~					•		•	-	•	•	•	~		•	ν,	~	•						**	•	•		-	~	~~	•		~	•		•	ъ.	00	•	23		œ	~	м.	~	•	•	æ	v.	300	٠,				• •				σ,
м		•		ж	ш	00		H		0	ч		ì	7		0	æ	٠.	ш	О	•	и		•			ю	00	О	Z	и	,		ж	•	О	,	Ю		α	ш	ж			о	п		α	Į	90	œ	2			•	ж	20	,,,	00	α	ж	ж.	,,,,	uu	w	ж.	w	ю		•	-	•	•	~	ж.		•••		•		• • •	•••	
•		м	w			•			•			•	•	•	•	m				•		•	-	4	41		и.	•	w	•	м	•		w	м	•	v	~	•	•	44		•		w		-	w			•	•	~			w	w	ν,	•	•		~~	м.		××	~~	~	•	•	•	a.	•	•	-	-83	м.	••	27	•	-	•••		٠
ю	~	и	00		ľ			ж	ж	-	-	œ		•	•	,	1	,		ж		ю		-	0	О	м	ю	ю	ж	ю	ю		80	ю	m	ж	-	•	,,,,	м	ю	œ	О	ю		ю	7		9.0	-	00	•	,	0	00	ю	ж	,	20	Ю	ᇝ	ж	××	•	v	œ	ж		•	×	-	•		•	А,			• •		•		2
ж	ě		ж.		-				•	-		•								ν.		-		•	~	•	•		•	•	ю,	•	•	•	•		•		•					•	w	•		-	•		ч.	•	•	~	•	•	•	••		ч.		~	•	u v	•••	m	••	m	~	•	•	·	•	•	a.	40	•	•	•				٠,
ж	ю			ж	ж	-			ю	0	о	•	3			0		о		о	-		70	•	70		ı	х	О	ж	а	ж.	-		-		ю	х			ю	м	200		×		30	œ	30		38	о		00	b	ж	22	90	00	о	ж	*	20	ou	ж	ж	ю	ж	•	•	-				æ			•	-				
•				w	w	•		v	٧,		т.		ч.		•			•	•	•	v	•	v	w	w	v	v	w	•	v	m		•		w		w	v	v	7	97	w		w	ĸ	w	45	w	ν.	•	•	v.	м.			w	У.	•		•	w	~~	ч.	n.		ч.	•	•		••	×	•	•	-	•	· .		w	-	-0.0	•••	•••	
п	м		м.		œ		т.	-	-		-	œ				20		•	•		•		•	20	•		œ		-	•		ж			•		•		œ	х.	О.	m	m	œ	ж.	ж.	~	23	œ	•		•	•		8	8		•		9	80	00				С	×	20		••	•	•	7	æ	••		æ						. 1

SE Feedback Beneri a problem Saliefaction

					3 [7]	aannaci		iveř	MRAN
		lectrical circuits ponterrelated blocks	_	<u>ctrical</u>		•		Found 557 of	145,519
by Dis	rt results splay sults	publication date expanded form	Search Tins	i .	<u>er</u>	•		ced Search h in <u>The ACM Gu</u>	ide
	sults 1 - 2 st 200 shown	20 of 200 F	Result page: 1	2 3 4	5 6	7 8	9 10	<u>next</u> Relevance scale □ ⊑	
	Rui Min, V August 200	otimizations for convenient of the Nen-Ben Jone, Ying O4 Proceedings of the electronics are allable: pdf(406.29)	ning Hu of the 2004 inte od design	ernationa	l sym	posiun	on Lo	w power	2 171
	have s probec reduce cache, in the	set-associative can lower hit times and in parallel. This p es the power const called location ca location cache, the ords: L1/L2 cache	d higher power of higher presents the imption for large the che to store the e supported c	consumption le location le set-assoc location of	on, wh cache iative future	en mul structi caches e cache	tiple tag ure which . We pro referen	and data banks th significantly opose to use a sm ices. If there is a	are
	powered Dexin Li, August 20	uppiy, voitage, and systems by load Pai H. Chou O4 Proceedings of electronics and allable: pdf(3.19 M.)	matching of the 2004 inte	ernationa	l sym	posiun	n on Lo	•	00200005
	Solar p Matchi the eff manag profile	nower is an importing the power constitution of power upon the power upon the power upon the power that it is a convention of the power that is a convention of the power to a convention of the power to a convention of the power is an important power in the power is an important power in the power constitution of the power upon the	ant source of resumption level wastion. This parties the contraction of the contract of the co	newable en ith the sup aper propo e panel's t tiency was	nergy oply le oses a otal e valida	for mar vel can source nergy o	ny low-p make a -tracking output u extensiv	ower systems. great difference g power nder a given solar ve measurement.	r
	Keyw e solar-a	ords: load matchi aware	ng, photovoltaics	s, power m	nanage	ement,	power n	nodel, solar energ	} У,

3 Wireless application drivers for low-power systems: FSM--based power modeling of

Luca Negri, Mariagiovanna Sami, David Macii, Alessandra Terranegra

wireless protocols: the case of bluetooth

August 2004	Pr	ceedings	f the 2004	international sy	mp sium	n Low power
	ele	ctronics an	nd design			

Full text available: pdf(258.49 KB) Additional Information: full citation, abstract, references, index terms

The proliferation of pervasive computing applications relying on battery--powered devices and wireless connectivity is posing great emphasis on the issue of power optimization. While node--level models and approaches have been widely discussed, a problem requiring even greater attention is that of power associated with the communication protocols. We propose a high--level modeling methodology based on Finite State Machines useful to predict the energy consumption of given communication tasks wit ...

Keywords: bluetooth, power modeling, wireless protocols

4	Modeling and simulating electronic textile applications Thomas Martin, Mark Jones, Joshua Edmison, Tanwir Sheikh, Zahi Nakad June 2004 ACM SIGPLAN Notices, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools, Volume 39 Issue 7 Full text available: pdf(421.80 KB) Additional Information: full citation, abstract, references, index terms	
	This paper describes our design of a simulation environment for electronic textiles (etextiles) and our experiences with that environment. This simulation environment, based upon Ptolemy II, enables us to model a diverse range of areas related to the design of electronic textiles, including the physical environment they will be used in, the behavior of the sensors incorporated into the fabric, the on-fabric network, the power consumption of the system, and the execution of the application and s	
	Keywords : context awareness, electronic textiles, smart fabrics, wearable computing	
5	Interconnect extraction: CHIME: coupled hierarchical inductance model evaluation Satrajit Gupta, Lawrence T. Pileggi June 2004 Proceedings of the 41st annual conference on Design automation	20000000
	Full text available: pdf(167.77 KB) Additional Information: full citation, abstract, references, index terms	
	Modeling inductive effects accurately and efficiently is a critical necessity for design verification of high performance integrated systems. While several techniques have been suggested to address this problem, they are mostly based on sparsification schemes for the L or L-inverse matrix. In this paper, we introduce CHIME, a methodology for non-local inductance modeling and simulation. CHIME is based on a hierarchical model of inductance that accounts for all inductive couplings at a linear cos	
	Keywords: circuit simulation, inductance modeling	
6	Numerical techniques for simulation: A frequency relaxation approach for analog/RF system-level simulation Xin Li, Yang Xu, Peng Li, Padmini Gopalakrishnan, Lawrence T. Pileggi June 2004 Proceedings of the 41st annual conference on Design automation	
	Full text available: pdf(191.49 KB) Additional Information: full citation, abstract, references, index terms	
	The increasing complexity of today's mixed-signal integrated circuits necessitates both top-down and bottom-up system-level verification. Time-domain state-space modeling and simulation approaches have been successfully applied for such purposes (e.g. Simulink); however, analog circuits are often best analyzed in the frequency domain. Circuit-level	

analyses, such as harmonic balance, have been successfully extended to the frequency

domain [2], but these algorithms are impractical for simulating ...

	•	
	Keyw rds: analog/RF circuits, system-level simulation	
7	New technologies in system design: Performance analysis of different arbitration algorithms of the AMBA AHB bus Massimo Conti, Marco Caldari, Giovanni B. Vece, Simone Orcioni, Claudio Turchetti June 2004 Proceedings of the 41st annual conference on Design automation	
	Full text available: pdf(200.79 KB) Additional Information: full citation, abstract, references, index terms	
	Bus performances are extremely important in a platform-based design. System Level analysis of bus performances gives important information for the analysis and choice between different architectures driven by functional, timing and power constraints of the System-on-Chip. This paper presents the effect of different arbitration algorithms and bus usage methodologies on the bus AMBA AHB performances in terms of effective throughput and power dissipation. SystemC and VHDL models have been developed	
	Keywords: AMBA AHB BUS, arbitration algorithm, performance, systemC	
8	Optimization: High-speed, scalable, real-time simulation using DSP arrays Roy Crosbie, John Zenor, Richard Bednar, Dale Word, Narain Hingorani, Terry Ericsen May 2004 Proceedings of the eighteenth workshop on Parallel and distributed simulation	
	Full text available: pdf(156.87 KB) Additional Information: full citation, abstract, references	
	Real-time simulation is a familiar technique for testing hardware and software in the loop and for operator training. An important parameter of these simulations is the frame-time necessary to capture the dynamics of the system being simulated. Modern power electronic systems, using higher frequency pulse-width modulation (PWM) converter control demand frame times that are significantly shorter than those found in most real-time simulators. The paper describes an approach to real-time simulation	
9	Oral presentation session 1: In network modeling, processing, & optimization: Entropy-based sensor selection heuristic for target localization Hanbiao Wang, Kung Yao, Greg Pottie, Deborah Estrin April 2004 Proceedings of the third international symposium on Information processing in sensor networks Full text available: pdf(270.37 KB) Additional Information: full citation, abstract, references, index terms	Prince D
	We propose an entropy-based sensor selection heuristic for localization. Given 1) a prior probability distribution of the target location, and 2) the locations and the sensing models of a set of candidate sensors for selection, the heuristic selects an informative sensor such that the fusion of the selected sensor observation with the prior target location distribution would yield on average the greatest or nearly the greatest reduction in the entropy of the target location distribution. The heu	
	Keywords : Shannon entropy, information fusion, information-directed resource management, mutual information, sensor selection, target localization, target tracking, wireless sensor networks	
10	(Special session) invited talks: selected European activities in SoC low power design methodologies and research networking: Predictable design of low power systems by pre-implementation estimation and optimization Wolfgang Nebel	
	\cdot	

Results (page 1): "electrical circuits" + "power systems" + "electrical mechancial" + "inte... Page 3 of 7

January 2004	Pr	ceedings	f the	2004 conferer	ice n	Asia S	uth Pacific d	esign
	aut	mation:	electr	nic design and	ds luti	i n fair	2004	

Full text available: pdf(185,22 KB) Additional Information: full citation, abstract, references

Each year tens of billions of Dollars are wasted by the microelectronics industry because of missed deadlines and delayed design projects. These delays are partially due to design iterations many of which could have been avoided if the low level remifications of high level design decisions, at the Architecture- and Algorithmic-level would have been known before the time concuming and tedique DT, and lower level implementation started. In this

	contribution we present a System-level design flow an	
1	Integrating biopathway databases for large-scale modeling and simulation	
	Masao Nagasaki, Atsushi Doi, Hiroshi Matsuno, Satoru Miyano	
	January 2004 Proceedings of the second conference on Asia-Pacific bioinformatics -	
	Volume 29	
	Full text available: pdf(692.38 KB) Additional Information: full citation, abstract, references	
	Biopathway databases have been developed, such as KEGG and EcoCyc, that compile interaction structures of biopathways together with biological annotations. However, these biopathways are not directly editable and simulatable. Thus, we have made an application, the Biopathway Executer (BPE), that reconstructs these two major biopathway databases to XML formats of modeling and simulation platforms. BPE is developed with JAVA and has a database of executable biopathways that integrates some parts o	
	Keywords: Genomic Object Net, Petrinet, biopathways, database, pathway modeling, simulation	

12 Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction

Rakesh Kumar, Keith I. Farkas, Norman P. Jouppi, Parthasarathy Ranganathan, Dean M. Tullsen

December 2003 Proceedings of the 36th Annual IEEE/ACM International Symposium on **Microarchitecture**

Full text available: pdf(295,12 KB) Publisher Site

Additional Information: fell citation, abstract, index terms

This paper proposes and evaluates single-ISA heterogeneousmulti-core architectures as a mechanism to reduceprocessor power dissipation. Our design incorporatesheterogeneous cores representing different points inthe power/performance design space; during an application's execution, system software dynamically chooses themost appropriate core to meet specific performance and power requirements. Our evaluation of this architecture shows significant energybenefits. For an objective function that optimi ...

13 Dynamic Fault-Tolerance and Metrics for Battery Powered, Failure-Prone Systems Phillip Stanley-Marbell, Diana Marculescu

November 2003 Proceedings of the 2003 international conference on on Computeraided design

Full text available: pdf(496.57 KB) Additional Information: full citation, abstract

Emerging VLSI technologies and platforms are giving rise tosystems with inherently high potential for runtime failure. Such failures range from intermittent electrical and mechanicalfailures at the system level, to device failures at the chip level. Techniques to provide reliable computation in the presence offailures must do so while maintaining high performance, withan eye toward energy efficiency. When possible, they shouldmaximize battery lifetime in the face of battery discharge non-lineariti ...

•	
14 Case studies in embedded systems: The analysis and design of architecture systems	
for speech recognition on modern handheld-computing devices	*********
Andreas Hagen, Daniel A. Connors, Bryan L. Pellom October 2003 Pr ceedings f the 1st IEEE/ACM/IFIP internati nal c nference n Hardware/s ftware codesign and system synthesis	
Full text available: pdf(280.91 KB) Additional Information: full citation, abstract, references, index terms	
Growing demand for high performance in embedded systems is creating new opportunities to use speech recognition systems traditionally executed only on high performance systems. In several ways, the needs of embedded computing differ from those of more traditional general-purpose systems. Embedded systems have more stringent constraints on cost and power consumption that lead to design bottlenecks for many computationally-intensive applications. This paper characterizes the speech recognition pro	
Keywords: embedded systems, performance, speech recognition	
15 Engineering of markets and artifacts Eswaran Subrahmanian, Sarosh N. Talukdar September 2003 Proceedings of the 5th international conference on Electronic	
commerce Full text available: pdf(109.77 KB) Additional Information: full citation, abstract, references, index terms	
In this paper, we continue the dialog started by Roth [19] between economics and engineering in the context of design of markets. We take the position that markets and engineered artifacts are thee the products of a social process of design formulation. Our perspective is that designing of markets and artifacts follow the same kind of problem formulation and solution testing process. Further, we show through two case studies, that the design of engineered artifacts and markets are often interdep	
Keywords: engineering design, market design, methodologies, modeling, testing	
16 System estimation and voltage scheduling: B#: a battery emulator and power profiling instrument Pai H. Chou, Chulsung Park, Jae Park, Kien Pham, Jinfeng Liu	
August 2003 Proceedings of the 2003 international symposium on Low power electronics and design	
Full text available: pdf(499.16 KB) Additional Information: full citation, abstract, references, index terms	
This paper describes B# (B-sharp), a programmable power supply that emulates the behavior of a battery. It measures the current load, calls a battery simulation program to compute the voltage in real time, and controls a linear regulator to mimic the voltage output of a battery. This instrument enables validation of battery-aware power-optimization techniques with accurate, controllable, reproducible results. This instrument also supports training mode with actual batteries, and it can even be u	1
Keywords: battery emulation, power profiling instrument	
17 Temperature and power aware architectures: Reducing power density through activity migration Seongmoo Heo, Kenneth Barr, Krste Asanović August 2003 Pr ceedings f the 2003 international symp sium on L w p wer electr nics and design	20000000
Full text available: pdf(144.76 KB) Additional Information: full citation, abstract, references, citings, index	

Results (page 1): "electrical circuits" + "power systems" + "electrical mechancial" + "inte... Page 5 of 7

terms

Power dissipation is unevenly distributed in modern microprocessors leading to localized hot spots with significantly greater die temperature than surrounding cooler regions. Excessive junction temperature reduces reliability and can lead to catastrophic failure. We examine the use of activity migration which reduces peak junction temperature by moving computation between multiple replicated units. Using a thermal model that includes the temperature dependence of leakage power, we show that sust ...

Keywords: activity migration, temperature reduction, thermal model

18	Design strategies for controlling standby leakage: Design methodology for fine-grained leakage control in MTCMOS	2000000
	Benton H. Calhoun, Frank A. Honore, Anantha Chandrakasan August 2003 Proceedings of the 2003 international symposium on Low power electronics and design	
	Full text available: pdf(197.02 KB) Additional Information: full citation, abstract, references, citings, index terms	
	Multi-threshold CMOS is a popular technique for reducing standby leakage power with low delay overhead. MTCMOS designs typically use large sleep devices to reduce standby leakage at the block level. We provide a formal examination of sneak leakage paths and a design methodology that enables gate-level insertion of sleep devices for sequential and combinational circuits. A fabricated 0.13 μ m, dual V T testchip employs this methodology to implement a low-power FPGA core with gate-level sleep	
	Keywords: MTCMOS, circuit design, design methodology, fine-grain sleep regions, leakage, low power, sleep mode, sneak leakage	
19	The n-hop multilateration primitive for node localization problems Andreas Savvides, Heemin Park, Mani B. Srivastava August 2003 Mobile Networks and Applications, Volume 8 Issue 4	
	Full text available: pdf(208.39 KB) Additional Information: full citation, abstract, references, index terms	
	The recent advances in MEMS, embedded systems and wireless communication technologies are making the realization and deployment of networked wireless microsensors a tangible task. In this paper we study node localization, a component technology that would enhance the effectiveness and capabilities of this new class of networks. The <i>n</i> -hop multilateration primitive presented here, enables ad-hoc deployed sensor nodes to accurately estimate their locations by using known beacon locations tha	
	Keywords: ad-hoc localization, distributed localization, sensor networks	
20	Energy management for battery-powered embedded systems Daler Rakhmatov, Sarma Vrudhula August 2003 ACM Transactions on Embedded Computing Systems (TECS), Volume 2 Issue 3	
	Full text available: pdf(603.41 KB) Additional Information: full citation, abstract, references, citings, index terms	

batteries serving as a dedicated energy source. The requirement of portability places severe restrictions on size and weight, which in turn limits the amount of energy that is continuously available to maintain system operability. For these reasons, efficient energy utilization has become one of the key challenges to the designer of battery-powered

Portable embedded computing systems require energy autonomy. This is achieved by

Results (page 1): "electrical circuits" + "power systems" + "electrical mechancial" + "inte... Page 7 of 7

embedded computing systems. In this paper, we first present a novel a ...

Keyw rds: Battery, low-power design, modeling, scheduling, voltage scaling


Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10 next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2004 ACM, Inc.

<u>Terms of Usage Privacy Policy Code of Ethics Contact Us</u>

Useful downloads: Adobe Acrobat QuickTime Worldows Media Player Real Player



neifeuborini


How PEM Fuel Cells Work

Stationary Applications


Transportation Applications

Other Applications

- ▶ Portable power
- Marine power



A Note about Forward Looking Statements



With no moving parts and high fuel efficiency, portable Ballard fuel cells can satisfy the requirements of the remote, recreational and emergency power markets.

Portable Power

There is a great need throughout the world to provide quality power away from the electric grid in small packages, cleanly and quietly.

Ballard has begun the development of portable Ballard fuel cell systems suitable for a wide variety of applications including emergency and recreational uses.

In 1997 and 1998, Ballard secured contracts with original equipment manufacturers for fuel cells to be incorporated into portable fuel cell systems for various applications.

Ballard is continuing to develop portable fuel cells and is evaluating market opportunities and user requirements for the initial market entry product.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

| BLACK BORDERS
| IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
| FADED TEXT OR DRAWING
| BLURRED OR ILLEGIBLE TEXT OR DRAWING
| SKEWED/SLANTED IMAGES
| COLOR OR BLACK AND WHITE PHOTOGRAPHS
| GRAY SCALE DOCUMENTS
| LINES OR MARKS ON ORIGINAL DOCUMENT
| REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.